Variation-Tolerance of a 65-nm Error-Hardened Dual-Modular-Redundancy Flip-Flop Measured by Shift-Register-Based Monitor Structures

نویسندگان

  • Chikara Hamanaka
  • Ryosuke Yamamoto
  • Jun Furuta
  • Kanto Kubota
  • Kazutoshi Kobayashi
  • Hidetoshi Onodera
چکیده

We show measurement results of variation-tolerance of an error-hardened dual-modular-redundancy flip-flop fabricated in a 65-nm process. The proposed error-hardened FF called BCDMR is very strong against soft errors and also robust to process variations. We propose a shift-register-based test structure to measure variations. The proposed test structure has features of constant pin count and fast measurement time. A 65 nm chip was fabricated including 40k FFs to measure variations. The variations of the proposed BCDMR FF are 74% and 55% smaller than those of the conventional BISER FF on the twin-well and triple-well structures respectively. key words: soft error, hardened design, variability, test structure, shift register

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A new low power high reliability flip-flop robust against process variations

Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced soft errors in VLSI circuits. In this area, different design methods have been proposed to low power flip-flops and various research studies have been done to reach a suitable hardened flip-flops. In ...

متن کامل

Designs for self checking flip-flops - Computers and Digital Techniques, IEE Proceedings-

The authors introduce two low-cost, modular, totally self checking (TSC), edge triggered and error propagating (code disjoint) flip-flops: one, a D flip-flop used in TSC and strongly fault secure (SFS) synchronous circuits with two-rail codes, the other a T flip-flop, used in a similar way as the D flip-flop but retaining the error as an indicator until the next presetting, to aid error propaga...

متن کامل

Radiation-Hardened Flip-Flops with Low Delay Overheads Using PMOS Pass-Transistors to Suppress a SET Pulse in a 65 nm FDSOI Process

We propose radiation-hardened flip-flops (FFs) based on the adaptive coupling FF (ACFF) with low dynamic power and short delay overheads in a 65 nm Fully Depleted Silicon On Insulator (FDSOI) process. We designed four FFs composed of the master latch with PMOS pass-transistors to reduce delay time overheads and the slave latch with stacked transistors for high soft-error tolerance. We evaluated...

متن کامل

Design of Redundant Systems Protected Against Common-Mode Failures

Redundancy techniques like duplication and Triple Modular Redundancy (TMR) are widely used to design fault-tolerant systems. In this paper, for the first time, we develop fault models for common-mode failures (CMFs) in redundant systems and describe techniques to design redundant systems protected against the modeled CMFs. We first develop an input-register-CMF model that targets systems with r...

متن کامل

Measurement Results of Multiple Cell Upsets on a 65nm Tapless Flip-Flop Array

We measured single event upsets (SEUs) and multiple cell upsets (MCUs) of a flip-flop array in a 65nm bulk CMOS process using accelerated white neutron beams. The flipflop array embeds 84,000 FFs constructing a 84,000bit shift register. Its cell structure is so-called tapless, in which no standard cell contains any well tap. Measurement results from 26 DUTs including 2.2Mbit FFs show that both ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEICE Transactions

دوره 94-A  شماره 

صفحات  -

تاریخ انتشار 2011